


## Dis 1C Notes

Tuesday, June 23, 2020 3:23 PM

Transistors




SF



moving/lifting bridge Oakland

barrier



Force



physical picture  $\rightarrow$  1GB model

MOSFET




Metal oxide

Semiconductor

field - effect


transistor






Transistor: similar but we think relative to  $V_T$  (threshold voltage)

$$V_{gs} > V_T$$





Lateral movement of charge?

Apply a voltage b/w D and S  
to push the charges along!


$$V_{DS} > 0$$

That was an "NMOS" transistor  
→ why "N"?

negatively charged carrier

positive for PMOS

Summary



- \*  $V_{GS}$  pushes the "bridge" down
- \*  $V_{DS}$  pushes the "cars" (charges)

physics

(IGB)

$\rightarrow$  IGB model


① voltage-controlled switch  
(most ideal; helpful for digital logic)

② resistor-switch mode  
(helpful when thinking about power)


③ RC mode

$i_c = C \frac{dV_c}{dt}$  (helpful for thinking about delays and transients)


I. Voltage-controlled Switch




$$V_{GS} \geq V_{th}$$




$\text{PMOS} = \text{"NOT" NMOS}$





$V_{t_p} < 0$  almost always  
 $I_{DS} < 0$  always  
 $|N_{G_s}| \geq |V_{t_p}|$


PMOS




Care about the "delta":  
— NMOS:  $V_{gs}$  more positive than  $V_{th}$

$V_{gs}$  that turns PMOS on

— PMOS:  $V_{gs}$  more




negative than  $V_{tp}$   
 $V_{gs}$  that turns NMOS on




$$I_{DS} < 0 \text{ always}$$


direction positive current  
is actually flowing



## II. Resistor Switch Model



$$V_{GS} \geq V_{th}$$




$$|V_{GS}| \geq |V_{tr}|$$

## III. RC model




always




always  
parasitic  
caps

$C_G$  = gate capacitance




IV. CMOS inverter

complementary  
 $V_{DD}$  (both NMOS and PMOS)





(both NMOS and PMOS)


Use switch  
model.





PMOS off, NMOS on



PMOS on, NMOS off





# Dis 1C Worksheet

Tuesday, June 23, 2020 3:23 PM

## 2 Single-transistor Inverter

Consider the following single-transistor inverter, consisting of an NMOS transistor and a resistor, where for  $N_1$  we have  $0 < V_{in} < V_{DD}$ .




Figure 4: Single transistor NMOS inverter

- a) Replace the transistor  $N_1$  with a switch, the simplest model of a transistor and answer the following questions

- What is  $V_{out}$  when  $V_{in} = 0$ ?
- What is  $V_{out}$  when  $V_{in} = V_{DD}$ ?
- What is the power consumption of the circuit when  $V_{in} = 0$ ? How about when  $V_{in} = V_{DD}$

$$(i) V_{in} = 0 \Rightarrow V_{out} = V_{DD}$$

$$V_{gs} = V_{DD} - 0 - V_{DD} \geq V_{thn}$$

NMOS is on

$$V_{in} = V_{DD}, V_{out} = 0$$

(ii) Power?

$$V_{in} = 0 : P = I V_{DD} = 0 \times V_{DD} = 0$$

$$IP = 0$$

$$V_{in} = V_{DD} :$$

$$I = \frac{V_{DD}}{R_1}$$

$$P = IV_{DD} = \frac{V_{DD}^2}{R_1}$$

$$(i) V_{in} = 0$$


$$V_{gs} = 0 - 0 = 0 \leq V_{thn}$$

NMOS off

$$V_{out} = V_{DD}$$

$$\Delta V = 0 \Rightarrow V_{DD} - V_{out} = 0$$

$$V_{in} = 0, V_{out} = V_{DD}$$



I

$$V_{in} = V_{DD} : \quad I = \frac{V_{DD}}{R_1} \quad \boxed{P = IV_{DD} = \frac{V_{DD}^2}{R_1}}$$





Figure 5: NMOS Transistor Resistor-switch model

- b) Now replace the NMOS device with a transistor model that includes an internal resistor, such as the one in the figure above.


- (i) What is  $V_{out}$  when  $V_{in} = 0$ ?
- (ii) What is  $V_{out}$  when  $V_{in} = V_{DD}$  in terms of  $R_1$  and  $R_{on,N}$ ?  
What is this value if  $R_{on,N} = \frac{1}{10}R_1$ ?  
How much power does the circuit consume?

## (b) Resistor-Switch Model

(i)  $V_{in} = 0, V_{GS} = 0 - 0 = 0 < V_{tn}$   
NMOS off




(ii)  $V_{in} = V_{DD}$



$V_{GS} = V_{DD} > V_{tn}$ , NMOS on

Voltage divider




Voltage divider

$$V_{out} = V_{DD} \frac{R_{on,N}}{R_1 + R_{on,N}}$$

$$R_{on,N} = \frac{R_1}{10} \Rightarrow V_{out} = V_{DD} \frac{\frac{1}{10}}{\frac{1}{10} + 1} = \frac{V_{DD}}{11}$$


$$P = IV_{DD} = \frac{V_{DD}}{R_1 + R_{on,N}} \times V_{DD} = \frac{V_{DD}^2}{R_1 + R_{on,N}}$$

- c) Now consider a CMOS inverter with both PMOS and CMOS devices, such as that of Figure 3. How does the performance and power consumption compare?



### 3 NAND Circuit

Let us consider a NAND logic gate. This circuit implements the boolean function  $\overline{(A \cdot B)}$ .




$V_{tn}$  and  $V_{tp}$  are the threshold voltages for the NMOS and PMOS transistors, respectively. Assume that  $V_{DD} > V_{tn}$  and  $|V_{tp}| > 0$ .

- a) Label the gate, source, and drain nodes for the NMOS and PMOS transistors above.

a) Label nodes.  
gates — floating things  
S/D: NMOS  $\rightarrow I_{DS} > 0$   
positive current flows from D to S  $\rightarrow V_D > V_S$

PMOS  $\rightarrow I_{DS} < 0$   
 $V_S > V_D$



- b) If  $V_A = V_{DD}$  and  $V_B = V_{DD}$ , which transistors act like open circuits? Which transistors act like closed circuits? What is  $V_{out}$ ?

- c) If  $V_A = 0V$  and  $V_B = V_{DD}$ , what is  $V_{out}$ ?  
d) If  $V_A = V_{DD}$  and  $V_B = 0V$ , what is  $V_{out}$ ?  
e) If  $V_A = 0V$  and  $V_B = 0V$ , what is  $V_{out}$ ?


$\overline{(A \cdot B)}$  = not and = nand

A	B	OUT
1	1	0
0	1	1
1	0	1
0	0	1

a)  $V_A = V_{DD}$  /  $V_B = V_{DD}$


D<sub>NAND</sub> A R

$$a) V_A = V_{DD} / V_B = V_{DD}$$



PMOS A,B  
off

NMOS A,B  
on



$$V_{out} = 0$$


$$V_A = V_{DD}, V_B = V_{DD}$$

"1" "1"

$$b) V_A = 0, V_B = V_{DD}$$



off




$$V_A = 0, V_B = V_{DD}$$

$$V_{out} = V_{DD}$$

$$c) V_A = V_{DD}, V_B = 0$$

$$V_{DD} - V_{DD} = 0$$






$$V_A = V_{DD}, V_B = 0$$

$$V_{out} = V_{DD}$$

" "



$V_{GS} = 0 - V_{DD} = -V_{DD}$   
 $\Rightarrow$  both PMOS on

A floating node (ill-defined potential)

The circuit diagram shows both inputs A and B at 0V. The top PMOS transistors are off, and the bottom PMOS transistors are on. The drain of the bottom PMOS is connected to a floating node, which is then connected to the gate of the NMOS. The source of the NMOS is connected to ground. The drain of the NMOS is connected to  $V_{DD}$ . The output voltage  $V_{out}$  is shown as a waveform.

